Accelerating Core Networking Functions Using The UltraSPARC VIS Instruction Set
ثبت نشده
چکیده
As networking technologies move from the Megabits/second to the Gigabits/second realm, designers of bridges, routers, switching hubs and telecommunications equipment are building increasingly sophisticated embedded systems. Sun Microelectronics is addressing the performance shortcoming of existing embedded processors by improving computational efficiency and data transmission performance of the UltraSPARC processor with the Visual Instruction Set (VIS) extensions.
منابع مشابه
Real-time Signal Processing on the Ultrasparc
2 of 41 Real-time Signal Processing on the Ultrasparc 1.0 Abstract With the convergence of audio, video, and the Internet, multimedia applications increasingly demand real-time processing from general purpose CPUs. Traditionally, computer architects have increased the performance of CPUs in incremental steps, increasing the number of cache levels, increasing the complexity of I/O controllers, i...
متن کاملSWAR systems and communications applications
In recent years, the instruction sets of the majority of present day general purpose processors have been extended to include a variety of SWAR (SIMD Within A Register) instructions. These operations, which make possible the processing of multiple data elements with a single instruction, have been proven to facilitate the acceleration of a wide range of graphics and multimedia applications. The...
متن کاملUltraSPARC-II/: expanding the boundaries of a system on a chip
he central mission of the UltraSPARC-IIi is optimized price/performance and ease of use for the system designer. Stated differently, the CPU must deliver a lot of performance for the least impact on overall system cost and also enable simplified system design. An important strategy in enabling low-cost SPARC-based systems is to leverage the PC industry economy of scale by using the industry-sta...
متن کاملEvaluation of the SUN UltraSparc T2+ Processor for Computational Science
The Sun UltraSparc T2+ processor was designed for throughput computing and thread level parallelism. In this paper we evaluate its suitability for computational science. A set of benchmarks representing typical building blocks of scientific applications and a real-world hybrid MPI/OpenMP code for ocean simulation are used for performance evaluation. Additionally we apply micro benchmarks to eva...
متن کاملReal-Time Layered Video Compression Using SIMD Computation
We present the design and implementation of a high performance layered video codec, designed for deployment in bandwidth heterogeneous networks. The codec combines wavelet based subband decomposition and discrete cosine transforms to facilitate layered spatial and SNR (signal-to-noise ratio) coding for bit-rate adaption to a wide range of receiver capabilities. We show how a test video stream c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998